|
enum | Boardcore::LPS28DFWDefs::Registers : uint8_t {
Boardcore::LPS28DFWDefs::INTERRUPT_CFG = 0x0B
, Boardcore::LPS28DFWDefs::THS_P_L = 0x0C
, Boardcore::LPS28DFWDefs::THS_P_H = 0x0D
, Boardcore::LPS28DFWDefs::IF_CTRL = 0x0E
,
Boardcore::LPS28DFWDefs::WHO_AM_I = 0x0F
, Boardcore::LPS28DFWDefs::CTRL_REG1 = 0x10
, Boardcore::LPS28DFWDefs::CTRL_REG2 = 0x11
, Boardcore::LPS28DFWDefs::CTRL_REG3 = 0x12
,
Boardcore::LPS28DFWDefs::CTRL_REG4 = 0x13
, Boardcore::LPS28DFWDefs::FIFO_CTRL = 0x14
, Boardcore::LPS28DFWDefs::FIFO_WTM = 0x15
, Boardcore::LPS28DFWDefs::REF_P_L = 0x16
,
Boardcore::LPS28DFWDefs::REF_P_H = 0x17
, Boardcore::LPS28DFWDefs::RPDS_L = 0x1a
, Boardcore::LPS28DFWDefs::RPDS_H = 0x1b
, Boardcore::LPS28DFWDefs::INT_SOURCE = 0x24
,
Boardcore::LPS28DFWDefs::FIFO_STATUS1 = 0x25
, Boardcore::LPS28DFWDefs::FIFO_STATUS2 = 0x26
, Boardcore::LPS28DFWDefs::STATUS = 0x27
, Boardcore::LPS28DFWDefs::PRESS_OUT_XL = 0x28
,
Boardcore::LPS28DFWDefs::PRESS_OUT_L = 0x29
, Boardcore::LPS28DFWDefs::PRESS_OUT_H = 0x2a
, Boardcore::LPS28DFWDefs::TEMP_OUT_L = 0x2b
, Boardcore::LPS28DFWDefs::TEMP_OUT_H = 0x2c
,
Boardcore::LPS28DFWDefs::FIFO_DATA_OUT_PRESS_XL = 0x78
, Boardcore::LPS28DFWDefs::FIFO_DATA_OUT_PRESS_L = 0x79
, Boardcore::LPS28DFWDefs::FIFO_DATA_OUT_PRESS_H = 0x7a
} |
|
enum | Boardcore::LPS28DFWDefs::CTRL_REG2 : uint8_t {
Boardcore::LPS28DFWDefs::ONE_SHOT_START = (0b1 << 0)
, Boardcore::LPS28DFWDefs::SWRESET = (0b1 << 2)
, Boardcore::LPS28DFWDefs::BDU = (0b1 << 3)
, Boardcore::LPS28DFWDefs::EN_LPFP = (0b1 << 4)
,
Boardcore::LPS28DFWDefs::LFPF_CFG = (0b1 << 5)
, Boardcore::LPS28DFWDefs::FS_MODE = (0b1 << 6)
, Boardcore::LPS28DFWDefs::BOOT = (0b1 << 7)
} |
|
enum | Boardcore::LPS28DFWDefs::CTRL_REG3 : uint8_t { Boardcore::LPS28DFWDefs::IF_ADD_INC
, Boardcore::LPS28DFWDefs::PP_OD = (0b1 << 1)
, Boardcore::LPS28DFWDefs::INT_H_L = (0b1 << 3)
} |
|
enum | Boardcore::LPS28DFWDefs::CTRL_REG4 : uint8_t {
Boardcore::LPS28DFWDefs::INT_F_OVR = (0b1 << 0)
, Boardcore::LPS28DFWDefs::INT_F_WTM = (0b1 << 1)
, Boardcore::LPS28DFWDefs::INT_F_FULL = (0b1 << 2)
, Boardcore::LPS28DFWDefs::INT_EN = (0b1 << 4)
,
Boardcore::LPS28DFWDefs::DRDY = (0b1 << 5)
, Boardcore::LPS28DFWDefs::DRDY_PLS = (0b1 << 6)
} |
|
enum | Boardcore::LPS28DFWDefs::FIFO_CTRL : uint8_t {
Boardcore::LPS28DFWDefs::BYPASS = 0b000
, Boardcore::LPS28DFWDefs::FIFO = 0b001
, Boardcore::LPS28DFWDefs::CONTINUOUS = 0b010
, Boardcore::LPS28DFWDefs::BYPASS_TO_FIFO = 0b101
,
Boardcore::LPS28DFWDefs::BYPASS_TO_CONTINUOUS = 0b110
, Boardcore::LPS28DFWDefs::CONTINUOUS_TO_FIFO = 0b111
, Boardcore::LPS28DFWDefs::STOP_ON_WTM = (0b1 << 3)
} |
|
enum | Boardcore::LPS28DFWDefs::INT_SOURCE : uint8_t { Boardcore::LPS28DFWDefs::PH = (0b1 << 0)
, Boardcore::LPS28DFWDefs::PL = (0b1 << 1)
, Boardcore::LPS28DFWDefs::IA = (0b1 << 2)
, Boardcore::LPS28DFWDefs::BOOT_ON = (0b1 << 7)
} |
|
enum | Boardcore::LPS28DFWDefs::FIFO_STATUS2 : uint8_t { Boardcore::LPS28DFWDefs::FIFO_FULL_IA = (0b1 << 5)
, Boardcore::LPS28DFWDefs::FIFO_OVR_IA = (0b1 << 6)
, Boardcore::LPS28DFWDefs::FIFO_WTM_IA = (0b1 << 7)
} |
|
enum | Boardcore::LPS28DFWDefs::STATUS : uint8_t { Boardcore::LPS28DFWDefs::P_DA = (0b1 << 0)
, Boardcore::LPS28DFWDefs::T_DA = (0b1 << 1)
, Boardcore::LPS28DFWDefs::P_OR = (0b1 << 4)
, Boardcore::LPS28DFWDefs::T_OR = (0b1 << 5)
} |
|